Course No. 0909-443-01/02
Fall 2001
|
Week:Date & Holidays |
Topics |
Lectures |
Readings & Assignments |
|
1: 4-8 SEP 4: Holiday: Labor Day |
Introduction Review LAB 1: Full and half-adder, 1’s and 2’s complements, “Digi-craps” |
|
|
|
2: 11-15 SEP |
|
||
|
3: 18-22 SEP |
Basic logic gates, cont. Combinatorial circuit analysis and synthesis. |
|
|
|
4: 25-29 SEP |
LAB 4: ALU |
|
|
|
5: 02-06 OCT |
Introduction to sequential circuit analysis and synthesis |
|
|
|
6: 09-13 OCT |
|
|
|
|
7: 16-20 OCT |
Sequential circuit analysis and synthesis, cont. Useful subsystems |
|
|
|
8: 23-27 OCT |
Memory elements Memory subsystems Memory hierarchy Memory, cont. I/O |
|
|
|
9: 30 OCT – 03 NOV |
Digital system implementation
FPGAs, VHDL |
|
|